Amazon cover image
Image from Amazon.com

Design of cost-efficient interconnect processing units spidergon STNoC by Marcello Coppola, et al

By: Material type: BookBookSeries: System-on-chip design and technologiesPublication details: Boca Raton CRC Press 2009Description: xxii, 261ISBN:
  • 9781420044713
Dissertation: Subject(s): DDC classification:
  • 004.1 P09
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
Book Book JRD Tata Memorial Library 004.1 P09 (Browse shelf(Opens below)) Available 183612

Includes CD-ROM

There are no comments on this title.

to post a comment.

                                                                                                                                                                                                    Facebook    Twitter

                             Copyright © 2023. J.R.D. Tata Memorial Library, Indian Institute of Science, Bengaluru - 560012
                             Contact   Phone: +91 80 2293 2832

Powered by Koha