Design of cost-efficient interconnect processing units spidergon STNoC by Marcello Coppola, et al
Material type: BookSeries: System-on-chip design and technologiesPublication details: Boca Raton CRC Press 2009Description: xxii, 261ISBN:- 9781420044713
- 004.1 P09
Item type | Current library | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|
Book | JRD Tata Memorial Library | 004.1 P09 (Browse shelf(Opens below)) | Available | 183612 |
Includes CD-ROM
There are no comments on this title.