Normal view MARC view ISBD view

Logic minimization algorithms for VLSI applications.

By:

Gurunath, B

Contributor(s):

Advised by Biswas, Nripendra N

Material type: Book

BookPublication details: Bangalore : Indian Institute of Science, 1987.Description: iv, 120 p. : illDissertation: PhD;1987;Electrical Communication EngineeringDDC classification:

005.1 N87

Dissertation note: PhD;1987;Electrical Communication Engineering

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Thesis	JRD Tata Memorial Library	005.1 N87 (Browse shelf(Opens below))	Available		T02521

Browsing JRD Tata Memorial Library shelves Close shelf browser (Hides shelf browser)

Previous				No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	005.1 HOR Core Java 2, Vol.2	005.1 KOT Computer concepts and C programming	005.1 MIT Introduction to Genetic Algorithms	005.1 N87 Logic minimization algorithms for VLSI applications.	005.1 N90 PEG: A programming environment generator	005.1 N93 Genetic algorithms: novel models and fitness -based adaptive disruption strategies /by M. Srinivas	005.1 N93 Monitoring program dynamics Evaluation of software profiler effectiveness	Next

Includes references

PhD;1987;Electrical Communication Engineering

There are no comments on this title.

to post a comment.