Logic minimization algorithms for VLSI applications.

Gurunath, B.

Logic minimization algorithms for VLSI applications. - Bangalore : Indian Institute of Science, 1987. - iv, 120 p. : ill.

Includes references

PhD;1987;Electrical Communication Engineering

005.1 N87

                                                                                                                                                                                                    Facebook    Twitter

                             Copyright © 2023. J.R.D. Tata Memorial Library, Indian Institute of Science, Bengaluru - 560012

                             Contact   Phone: +91 80 2293 2832

Powered by Koha