Design of a processor array for the data flowarchitecture / by J. Zurawski

By: Material type: TextTextSeries: University of Manchester, Department of Computer Science-ThesisPublication details: Manchester Univ.of Manchester 1977Description: 126pSubject(s): DDC classification:
  • 004.35 N77
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
Thesis Thesis JRD Tata Memorial Library 004.35 N77 (Browse shelf(Opens below)) Not for loan T01448

There are no comments on this title.

to post a comment.

                                                                                                                                                                                                    Facebook    Twitter

                             Copyright © 2024. J.R.D. Tata Memorial Library, Indian Institute of Science, Bengaluru - 560012
                             Contact   Phone: +91 80 2293 2832