Amazon cover image
Image from Amazon.com

Routing Congestion in VLSI Circuits Estimation and Optimization [electronic resource] by Prashant Saxena, Rupesh S. Shelar and Sachin S S

By: Contributor(s): Material type: TextTextPublication details: Boston Springer Science+Business Media, LLC 2007ISBN:
  • 0387485503
Subject(s): DDC classification:
  • 621.395 (e-book)
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
E-BOOKS E-BOOKS JRD Tata Memorial Library 621.395 (e-book) (Browse shelf(Opens below)) Available E5684

There are no comments on this title.

to post a comment.

                                                                                                                                                                                                    Facebook    Twitter

                             Copyright © 2024. J.R.D. Tata Memorial Library, Indian Institute of Science, Bengaluru - 560012
                             Contact   Phone: +91 80 2293 2832