MLIR-based high-level synthesis compiler for hardware accelerator design
Material type: BookLanguage: en Publication details: Bangalore : IISc , 2023 .Description: xiii, 125p. col. ill. ; 29.1 cm * 20.5 cm e-Thesis 1.160MbDissertation: PhD; 2023; Computer science and automationSubject(s): DDC classification:- 600 KIN
include bibliographic reference and index
PhD; 2023; Computer science and automation
The emergence of machine learning, image and audio processing on edge devices has motivated research towards power-efficient custom hardware accelerators. Though FPGAs are an ideal target for custom accelerators, the difficulty of hardware design and the lack of vendor-agnostic, standardized hardware compilation infrastructure has hindered their adoption. High-level synthesis (HLS) offers a more compiler-centric alternative to the traditional Verilog-based hardware design improving developer productivity. Though HLS offers many advantages over traditional HDL-based hardware design flow, it is still not a mature ecosystem. There is a need for research in both programming abstraction for hardware design and compiler optimizations to meet the efficiency of hand-optimized HDL designs. In the software world, LLVM has enabled rapid prototyping of programming languages.
There are no comments on this title.