Amazon cover image
Image from Amazon.com

Logic minimization algorithms for VLSI synthesis /by Robert K. Brayton [et.al]

By: Material type: BookBookSeries: Kluwer international series in engineering and computer sciencePublication details: Boston Kluwer Academic Publ. 1984Description: ix, 193p incl. bibl., indISBN:
  • 0898381649
Subject(s): DDC classification:
  • 621.38173 N847;2
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
Reference Reference JRD Tata Memorial Library 621.38173 N847;2 (Browse shelf(Opens below)) Available 143906

There are no comments on this title.

to post a comment.

                                                                                                                                                                                                    Facebook    Twitter

                             Copyright © 2023. J.R.D. Tata Memorial Library, Indian Institute of Science, Bengaluru - 560012
                             Contact   Phone: +91 80 2293 2832

Powered by Koha