Amazon cover image
Image from Amazon.com

CMOS circuit design, layout and simulation by R. Jacob Banker

By: Material type: BookBookSeries: IEEE press series on microelectronic systemsPublication details: New York Wiley Interscience 2005Edition: 2nd EdDescription: xxxiii, 1038pISBN:
  • 0 471 70055 X
Dissertation: Subject(s): DDC classification:
  • 621.381520113 P05;1
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
Book Book JRD Tata Memorial Library 621.381520113 P05;1 (Browse shelf(Opens below)) Available 179115

IEEE solid state circuits society, sponsor

There are no comments on this title.

to post a comment.

                                                                                                                                                                                                    Facebook    Twitter

                             Copyright © 2023. J.R.D. Tata Memorial Library, Indian Institute of Science, Bengaluru - 560012
                             Contact   Phone: +91 80 2293 2832

Powered by Koha