Normal view MARC view ISBD view

Performance analysis and optimization of scheduling in high speed input queuing cell switches by Sunil Kumar

By:

Contributor(s):

Material type: Text

TextPublication details: Bangalore : Indian Institute of Science, 2002.Description: x, 66 pDDC classification:

Dissertation note: MSc(Engg);2002;Electrical Communication Engineering

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Date due	Barcode
Thesis	JRD Tata Memorial Library	004.66 P02 (Browse shelf(Opens below))	Not for loan		T05200

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	004.66 P00 Active routers for optimal delivery of streamed MPEG packets under low bandwidth constraints	004.66 P00 Approach to the Analysis of Scheduling Policies for Guaranteeing Delay with Arbitrary Arrivals	004.66 P02 Packet loss concealment techniques for VoIP applications	004.66 P02 Performance analysis and optimization of scheduling in high speed input queuing cell switches	004.66 P02 Constrained virtual path routing algorithms in packet networks	004.66 P02 A new adaptation layer for efficient data communications in ATM switch-based parallel processing systems	004.66 P03 Optimal routing and rate allocation problems in packet networks with QoS support	Next

MSc(Engg);2002;Electrical Communication Engineering

There are no comments on this title.

to post a comment.